DESIGN AND IMPLEMENTATION OF A HIGH SPEED AND AREA EFFICIENT VLSI ARCHITECTURE OF BINARY ADDER
Main Article Content
Abstract
In this paper design and implementation of a high speed and area efficient VLSI architecture of
binary adder is implemented. Basically, adders plays very important role in DSP (Digital Signal Processing) and micro processor applications. Input „a‟ and input „b‟ are assigned in particular order. Next preprocessing stage will be performed. In pre processing stages both propagator and generator signals are generated. Propagator and generator unit generate the signals of propagate and generate. Black cell and grey cells are generated in Carry generation unit. Addition is performed using adder tree block. At last output is saved in post processing stage. From results it can observe the RTL (Register Transfer Logic) schematic, Technology schematic of proposed system. Hence the binary adder gives effective results.
Downloads
Metrics
Article Details
Licensing
TURCOMAT publishes articles under the Creative Commons Attribution 4.0 International License (CC BY 4.0). This licensing allows for any use of the work, provided the original author(s) and source are credited, thereby facilitating the free exchange and use of research for the advancement of knowledge.
Detailed Licensing Terms
Attribution (BY): Users must give appropriate credit, provide a link to the license, and indicate if changes were made. Users may do so in any reasonable manner, but not in any way that suggests the licensor endorses them or their use.
No Additional Restrictions: Users may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.
