Design and Analysis of FS-TSPC-DET Flip-Flop for IoT Applications

Main Article Content

K.V.K.V.L Pavan Kumar, V S V Prabhakar, K. Naresh, N. Gopi Krishna, R. Sri Hari

Abstract

The paper outlines the utmost importance of energy-efficient devices for IoT applications and recommends adual edge-triggeredTSPC flip-flop in fully-static mode at 45nm technology with low supply rail carried out in CMOS using MENTOR GRAPHICS tool.The proposed flip-flop proved to be energy efficient compared to traditional double and single edge-triggered flip-flops in terms of latency, power, the figure of merit and area for IoT applications. A comparison of two types of dual-edge triggered flip-flops are analyzed concerning the mentioned performance metrics and deduces the best flip-flop for IoT applications. Clock overlap issues are turning down in dual edge-triggered TSPC flip-flopcompared with a conventional dual edge-triggered flip-flop in full static modeand allow stringent operation at 1V supply rail thatdelivers1.14uW power, 0.60fJ figure of merit and 531.99ps latency at 45nm CMOS.

Downloads

Download data is not yet available.

Metrics

Metrics Loading ...

Article Details

How to Cite
K. Naresh, N. Gopi Krishna, R. Sri Hari, K. P. K. V. S. V. P. . (2021). Design and Analysis of FS-TSPC-DET Flip-Flop for IoT Applications . Turkish Journal of Computer and Mathematics Education (TURCOMAT), 12(5), 161–169. Retrieved from https://turcomat.org/index.php/turkbilmat/article/view/808
Section
Research Articles