Design and Analysis of Low-Power Full Adder using Novel 10-T XOR-XNOR Cell
Main Article Content
Abstract
Many electronic devices are mostly used by the many humans and these become more important in our daily life. These electronics will have mostly comprised arithmetic circuits. For the multipliers, the adder is a traditional component for most of the circuits. Arithmetic circuits are significantly utilized by the data paths that uses one-third of power in the high-performance microprocessors. It is very important to enhance the performance of the adders which increase the overall performance significantly. To implement full adder (FA) circuits, hybrid logic is most widely used. The performance of hybrid FA is calculated in terms of delay, power, and driving capability is mostly dependent on the performance of XOR–XNOR circuit. In this paper, a high speed, low-power 10-T XOR–XNOR circuit is proposed, which provides full swing outputs simultaneously with improved delay performance. The performance of the proposed circuit is measured by simulating it Tanner EDA environment.
Downloads
Metrics
Article Details
Licensing
TURCOMAT publishes articles under the Creative Commons Attribution 4.0 International License (CC BY 4.0). This licensing allows for any use of the work, provided the original author(s) and source are credited, thereby facilitating the free exchange and use of research for the advancement of knowledge.
Detailed Licensing Terms
Attribution (BY): Users must give appropriate credit, provide a link to the license, and indicate if changes were made. Users may do so in any reasonable manner, but not in any way that suggests the licensor endorses them or their use.
No Additional Restrictions: Users may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.
