Implementation of Wallace Tree Multiplier Using 8:4 Compressor
Main Article Content
Abstract
Multipliers are prime scheme implementation of Microprocessors, VLSI and Embedded Systems. Regrettably, Multipliers are designate by compound function represent and constitute one of the supreme power consuming digital blocks. Estimate computing is an Emerging trend in VLSI design. Now a day the Multiplier is a vital role in most research and development areas. In this paper, the Implementation of Wallace tree Multiplier using 8:4 Compressor is done. The multiplier design will be made by 8:4 Compressor that reduces the power consumption than the optimized compressor design. The proposed 8:4 Compressor is implemented using AND and OR gates.
Downloads
Metrics
Article Details
Licensing
TURCOMAT publishes articles under the Creative Commons Attribution 4.0 International License (CC BY 4.0). This licensing allows for any use of the work, provided the original author(s) and source are credited, thereby facilitating the free exchange and use of research for the advancement of knowledge.
Detailed Licensing Terms
Attribution (BY): Users must give appropriate credit, provide a link to the license, and indicate if changes were made. Users may do so in any reasonable manner, but not in any way that suggests the licensor endorses them or their use.
No Additional Restrictions: Users may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.