Efficient Hardware Architecture for Ultra-High Sampling Rate FFT Analysis of Acoustic Emission Signals
Main Article Content
Abstract
In the realm of ultra-high sampling rates, Fast Fourier Transform (FFT) stands as a cornerstone in analyzing acoustic emission signals. This manuscript presents an efficient hardware architecture tailored for executing FFT using the radix-2 Frequency Decimation Algorithm (R2DIF) and a channelled method facilitating effective data sharing via shift registers. The architecture employs an optimal rotation method leveraging the modified Digital Coordinate Rotation Computer Algorithm (mCORDIC) and Radix-2r, dependent on the coding scheme, to replace complex multipliers in FFT computation. The integration of m-CORDIC enhances computational efficiency, while Radix-2r facilitates a logarithmic reduction in adder steps, optimizing FFT execution for ultra-high sampling rates.
Downloads
Metrics
Article Details
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
You are free to:
- Share — copy and redistribute the material in any medium or format for any purpose, even commercially.
- Adapt — remix, transform, and build upon the material for any purpose, even commercially.
- The licensor cannot revoke these freedoms as long as you follow the license terms.
Under the following terms:
- Attribution — You must give appropriate credit , provide a link to the license, and indicate if changes were made . You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- No additional restrictions — You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.
Notices:
You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation .
No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material.
References
. C.-L. Yu, K. Irick, C. Chakrabarti, and V. Narayanan, “Multidimensional DFT IP generator for FPGA
platforms,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 4, pp. 755–764, Apr. 2011.
. C.-H. Yang, T.-H. Yu, and D. Markovic, “Power and area minimization of reconfigurable CORDIC
processors: A 3GPP-LTE example,” IEEE J. Solid-State Circuits, vol. 47, no. 3, pp. 757–768, Mar. 2012.
. D. Cohen, “Simplified control of CORDIC hardware,” IEEE Trans. Acoust., Speech, Signal Process., vol. 24,
no. 6, pp. 577–579, Dec. 1976.
. M. C. Pease, “Organization of large-scale Fourier processors,” J. ACM, vol. 16, no. 3, pp. 474–482, Jul. 1969.
. L. G. Johnson, “Conflict free memory addressing for dedicated CORDIC hardware,” IEEE Trans. Circuits
Syst. II, Analog Digit. Signal Process., vol. 39, no. 5, pp. 312–316, May 1992.
. B. G. Jo and M. H. Sunwoo, “New continuous-flow mixedradix (CFMR) CORDIC processor using novel inplace strategy,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 5, pp. 911–919, May 2005.
. J. Baek and K. Choi, “New address generation scheme for memorybased CORDIC processor using multiple
radix-2 butterflies,” in Proc. Int. SoC Design Conf., vol. 1. Nov. 2008, pp. I-273–I-276.
. D. Reisis and N. Vlassopoulos, “Conflict-free parallel memory accessing techniques for CORDIC
architectures,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 11, pp. 3438–3447, Dec. 2008.
. K. H. Chen and Y. S. Li, “A multi-radix CORDIC processor using pipeline in memory-based architecture
(PIMA) FOR DVB-T/H systems,” in Proc. Int. Conf. Mixed Design Integr. Circuits Syst., Jun. 2008, pp. 549–
. Kiranmaye, G., and Srinivasulu Tadisetty. "A novel ortho normalized multi-stage discrete fast Stockwell
transform based memory-aware high-speed VLSI implementation for image compression." Multimedia Tools
and Applications 78 (2019): 17673-17699.
. Zhang, Dong, et al. "Fast Fourier Transform (FFT) Using Flash Arrays for Noise Signal Processing." IEEE
Electron Device Letters 43.8 (2021): 1207-1210.
. Garrido, Mario, et al. "Hardware architectures for the fast Fourier transform." Handbook of signal processing
systems (2019): 613-647.
. Padma, Challa, Palapati Jagadamba, and Patil Ramana Reddy. "Efficient Cached 64 Point FFT Processor
Using Floating Point Arithmetic for OFDM Application." Instrumentation, Mesures, Métrologies 21.1 (2021).
. Sharma, Rahul, Rahul Shrestha, and Satinder K. Sharma. "Hardware-Efficient and Short Sensing-Time
Multicoset-Sampling Based Wideband Spectrum Sensor for Cognitive Radio Network." IEEE Transactions on
Circuits and Systems I: Regular Papers (2021).
. Singh, Karam, and Shaik Rafi Ahamed. "Scalable VLSI architecture for Hadamard transforms of HEVC/H.
video coding standard." 2020 24th International Symposium on VLSI Design and Test (VDAT). IEEE,
. Sivanandam, Kaliannan, and P. Kumar. "Design and performance analysis of reconfigurable modified Vedic
multiplier with 3-1-1-2 compressor." Microprocessors and Microsystems 65 (2019): 97-106.
. Wang, Jian, Songting Li, and Xianbin Li. "Scheduling of data access for the Radix-2k fft processor using
single-port memory." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28.7 (2020): 1676-
. Hua, Siliang, et al. "Optimization and implementation of the number theoretic transform butterfly unit for
large integer multiplication." Journal of Information Security and Applications 59 (2021): 102857.
. Dhilipkumar, P., and G. Mohanbabu. "Energy Conservation of Adiabatic ECRL-Based Kogge-Stone Adder
Circuits for FFT Applications." Intelligent Automation & Soft Computing 32.3 (2021).
. Eleftheriadis, Charalampos, and Georgios Karakonstantis. "Energy-efficient fast fourier transform for realvalued applications." IEEE Transactions on Circuits and Systems II: Express Briefs 69.5 (2021): 2458-2462.