Low Power Logic Gate cell design and its performance analysis

Main Article Content

K.Dhanumjaya , Dr.M.N.Giri Prasad


This paper describes the design of a 45nm CMOS technology logic gate library cells for highly energy-efficient applications of
embedded processors. Design of OR and AND, circuits is present in this paper, to improve the speed and power. The comparative analysis of different performance parameters for CMOS logic gates is presented. Average power, Static Power and Delay are the parameters evaluated using Cadence tool. For a full-chip implementation of low-power systems operating at ultra-low voltage is feasible. The power and delay is extracted for logic cells at supply voltages 0.8 V, 1.0 V & 1.2 V at different frequencies


Download data is not yet available.


Metrics Loading ...

Article Details

How to Cite
K.Dhanumjaya , Dr.M.N.Giri Prasad. (2022). Low Power Logic Gate cell design and its performance analysis. Turkish Journal of Computer and Mathematics Education (TURCOMAT), 13(2), 1125–1132. https://doi.org/10.17762/turcomat.v13i2.12721

Similar Articles

You may also start an advanced similarity search for this article.