Design of Efficient High Speed Adders For 4-BIT Microprocessor
Main Article Content
Abstract
The building of a Verilog model of a 4-bit microprocessor from fundamental gates and the design of high-speed adder circuits using Xilinx ISE 8.1i are the main topics of this article. To examine the design parameters, the designs are executed on a Field Programmable Gate Array (FPGA). The reason for this inquiry is because an adder is a basic building element of the Arithmetic Logic Unit (ALU) and would be a limiting factor in the Central Processing Unit's performance. We used Verilog and Xilinx ISE 8.1i to simulate and synthesise several adders such as the Ripple Carry Adder, Carry Look Ahead Adder, and Carry Skip Adder in this research work. The architecture's Verilog codes were created with Xilinx ISE 8.1i and aimed for the Xilinx Spartan 3E FPGA. The functioning of high-speed adders is examined, as well as factors such as area and speed
Downloads
Metrics
Article Details
Licensing
TURCOMAT publishes articles under the Creative Commons Attribution 4.0 International License (CC BY 4.0). This licensing allows for any use of the work, provided the original author(s) and source are credited, thereby facilitating the free exchange and use of research for the advancement of knowledge.
Detailed Licensing Terms
Attribution (BY): Users must give appropriate credit, provide a link to the license, and indicate if changes were made. Users may do so in any reasonable manner, but not in any way that suggests the licensor endorses them or their use.
No Additional Restrictions: Users may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.