DESIGN A LOW-LATENCY NOVEL FPGA BASED SIGNED MULTIPLIER FOR COMMUNICATION APPLICATIONS. TURCOMAT [Internet]. 2022 Jan. 8 [cited 2026 May 28];12(12):4812-8. Available from: https://turcomat.org/index.php/turkbilmat/article/view/11939