Efficient VLSI Implementation of Hybrid LDPC-STBC Codes for Enhanced Satellite Communication Systems
Main Article Content
Abstract
Satellite communication systems play a pivotal role in facilitating global connectivity, necessitating the development of robust error correction codes to ensure reliable data transmission. In contemporary communication systems, the demand for higher data rates and improved spectral efficiency has led to the integration of advanced error correction techniques. However, existing systems often face challenges in striking a balance between complexity, power consumption, and performance. This work addresses the limitations of current systems by proposing a hybrid approach that combines the advantages of LDPC (Low-Density Parity-Check) codes and STBC (Space-Time Block Coding) techniques. The hybrid LDPC-STBC codes aim to enhance the error correction capabilities of satellite communication systems, ensuring robust data transmission in the presence of channel impairments. Despite the advancements in error correction coding, current systems encounter drawbacks such as increased computational complexity, higher power consumption, and potential performance degradation under adverse channel conditions. The proposed hybrid LDPC-STBC codes mitigate these issues by leveraging the strengths of both coding schemes, achieving a synergistic balance between error correction performance and computational efficiency.
Downloads
Metrics
Article Details
This work is licensed under a Creative Commons Attribution 4.0 International License.
Licensing
TURCOMAT publishes articles under the Creative Commons Attribution 4.0 International License (CC BY 4.0). This licensing allows for any use of the work, provided the original author(s) and source are credited, thereby facilitating the free exchange and use of research for the advancement of knowledge.
Detailed Licensing Terms
Attribution (BY): Users must give appropriate credit, provide a link to the license, and indicate if changes were made. Users may do so in any reasonable manner, but not in any way that suggests the licensor endorses them or their use.
No Additional Restrictions: Users may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.
References
Singh, S. Pratap, Ruchi Rai, Shashank Awasthi, Dinesh Kumar Singh, and M. Lakshmanan. "VLSI
Implementation of Error Correction Codes for Molecular Communication." Wireless Personal
Communications 130, no. 4 (2023): 2697-2713.
Silva, Felipe, Alan Pinheiro, Jarbas AN Silveira, and César Marcon. "A Triple Burst Error Correction Based
on Region Selection Code." IEEE Transactions on Very Large-Scale Integration (VLSI) Systems (2023).
Chu, Shao-I, Syuan-A Ke, Sheng-Jung Liu, and Yan-Wei Lin. "An Efficient Hard-Detection GRAND
Decoder for Systematic Linear Block Codes." IEEE Transactions on Very Large-Scale Integration (VLSI)
Systems (2023).
Kuo, Yao-Ming, Mark F. Flanagan, Francisco Garcia-Herrero, Oscar Ruano, and Juan Antonio Maestro.
"Integration of a Real-Time CCSDS 410.0-B-32 Error-Correction Decoder on FPGA-Based RISC-V SoCs
Using RISC-V Vector Extension." IEEE Transactions on Aerospace and Electronic Systems (2023).
Grurl, Thomas, Christoph Pichler, Jurgen Fus, and Robert Wille. "Automatic Implementation and Evaluation
of Error-Correcting Codes for Quantum Computing: An Open-Source Framework for Quantum Error
Correction." In 2023 36th International Conference on VLSI Design and 2023 22nd International
Conference on Embedded Systems (VLSID), pp. 301-306. IEEE, 2023.
Wu, Yujun, Bin Wu, and Xiaoping Zhou. "High-Performance QC-LDPC Code Co-Processing Approach and
VLSI Architecture for Wi-Fi 6." Electronics 12, no. 5 (2023): 1210.
Pokhrel, Nabin Kumar, Pankaj Kumar Das, and Aleksandar Radonjic. "Integer codes capable of correcting
burst asymmetric errors." Journal of Applied Mathematics and Computing 69, no. 1 (2023): 771-784.
Saini, Madan Lal, Vivek Kumar Sharma, and Ashok Kumar. "An Efficient Single and Double Error
Correcting Block Codes with Low Redundancy for Digital Communications." In 2023 International
Conference on Advancement in Computation & Computer Technologies (InCACCT), pp. 827-831. IEEE,
Ponmalar, VJ Beulah Sherin, and M. Ruth Jenila. "Low Density Parity Check used in VLSI Circuits
Providing Optimal Circuits."
Boncalo, Oana, and Alexandru Amaricai. "Gradient Descent Iterative Correction Unit for Fixed Point Parity
Based Codes." In 2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and
Nanotechnology Systems (DFT), pp. 1-4. IEEE, 2023.
Dutta, Shruti, Sai Charan Rachamadugu Chinni, Abhishek Das, and Nur A. Touba. "Highly Efficient
Layered Syndrome-based Double Error Correction Utilizing Current Summing in RRAM Cells to Simplify
Decoder." In 2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and
Nanotechnology Systems (DFT), pp. 1-4. IEEE, 2023.
Dhandapani, N., M. Z. Mohamed Ashik, Kalthi Reddy Bhargav, N. Achyuth, and Deepa Jose. "VLSI
Implementation of BCH Encoder with Triple DES Encryption for Baseband Transceiver." In Mobile Radio
Communications and 5G Networks: Proceedings of Third MRCN 2022, pp. 329-341. Singapore: Springer
Nature Singapore, 2023.
Ajmal, Muhammad, Masood Ur Rehman, and B. G. Rodrigues. "Improved asymptotically optimal error
correcting codes for avoidance crosstalk type-IV on-chip data buses." Computational and Applied
Mathematics 42, no. 4 (2023): 150.
U. Penchalaiah and V. S. Kumar, "Design and Implementation of Low Power and Area Efficient
Architecture for High Performance ALU", Parallel Processing Letters., vol. 32, no. 01n02, pp. 2150017,
Maity, Raj Kumar, Jagannath Samanta, and Jaydeb Bhaumik. "An Improved Single and Double-Adjacent
Error Correcting Codec with Lower Decoding Overheads." Journal of Signal Processing Systems (2023):
-13.
Gracia-Morán, J., L. J. Saiz-Adalid, J. C. Baraza-Calvo, D. Gil-Tomás, and P. J. Gil-Vicente. "Comparison
of the overheads provoked by the inclusion of different Error Correction Codes in Embedded Systems."