EMBEDDED SYSTEM BASED 1-BIT FULL SUBTRACTOR FOR ARITHMETIC APPLICATIONS
Main Article Content
Abstract
In today's VLSI design, static or leakage power consumption is a crucial metric due to component shrinkage. This research proposes and compares a 10-transistor 1-bit complete circuit to alternatives that employ 20 and 14 transistors.
Microwind 3.1, a CAD program, was utilized for every circuit simulation.
Reductor layout for feature size The 90nm technology has been applied to determine the values of certain parameters.
The energy efficiency of the suggested 10-transistor complete subtractor is higher than that of its competitors.
Downloads
Metrics
Article Details
This work is licensed under a Creative Commons Attribution 4.0 International License.
You are free to:
- Share — copy and redistribute the material in any medium or format for any purpose, even commercially.
- Adapt — remix, transform, and build upon the material for any purpose, even commercially.
- The licensor cannot revoke these freedoms as long as you follow the license terms.
Under the following terms:
- Attribution — You must give appropriate credit , provide a link to the license, and indicate if changes were made . You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- No additional restrictions — You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.
Notices:
You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation .
No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material.
References
Neil Weste and D. Harris, “CMOS VLSI
Design: A Circuit and System Perspective,”
Pearson Addition Wesley, third Edition,
Ken Martin, Digital Integrated Circuit
Design, Oxford University Press, New York,
CMOS Digital Integrated Circuits Analysis
and Design Third Edition2003, By Sung-Mo
Kang, Yusuf Leblebici.
Anamika Sharma, Rajesh Mehra “Area
Efficient Layout Design & Analysis of Full
Subtractor” IJSRET EATHD-2015
Conference Proceeding, 14-15 March, 2015.
Kamal Jeet Singh, Rajesh Mehra “Design
&Analysis of Full Subtractor using 10T at
nm Technology” IJETT, Volume 35
Number 9 - May 2016.
B. K. Mohanty and P. K. Meher, "Area–
Delay–Energy Efficient VLSI Architecture
for Scalable In-Place Computation of FFT
on Real Data," in IEEE Transactions on
Circuits and Systems I: Regular Papers, vol.
, no. 3, pp. 1042-1050, March 2019.
Design and analysis of a novel low-power
and energy-efficient 18T hybrid full adder
Majid Amini-Valashani, Mehdi Ayat, Sattar
Mirzakuchaki *Department of Electrical
Engineering, Iran University of Science and
Technology (IUST), Tehran, Iran,
Microelectronics Journal (2018).
A. Shams, T. Darwish, M. Bayoumi,
Performance analysis of low power 1-Bit
CMOS full adder cells, IEEE Trans. Very
Large Scale Integr. VLSI Syst. 20 (7) (2002)
–29.
M. Zhang, J. Gu, C.H. Chang, A novel
hybrid pass logic with static CMOS output
drive full-adder cell, in: Int. Symp. Circuits
Syst., ISCAS, Bangkok, Thailand, 2003, pp.
–320.
S. Goel, A. Kumar, M. Bayoumi, Design of
robust, Energy-Efficient full adders for
Deep-Submicrometer design using HybridCMOS logic style, IEEE Trans. Very Large
Scale Integr. VLSI Syst. 14 (12) (2006)
–1321.
P. Kumar, R.K. Sharma, An energy efficient
logic approach to implement CMOS full
adder, J Circuit Syst. Compd. 26 (5) (2017)
–260.