Efficient ATPG Technique for Multiple Single Input Change Test Designs in BIST for Improved Fault Coverage and Reduced Test Time

Main Article Content

Kukkala Prasanna Kumari
Grandhi Adhilakshmi
Cidugu Soundharya Goud

Abstract

In the context of Built-In Self-Test (BIST) design, the Automatic Test Pattern Generation (ATPG) technique holds significant importance as a vital aspect. The successful execution of the task is contingent upon the utilization of an appropriate Automatic Test Pattern Generation (ATPG) technique. In this research, we present a novel technique for designing multiple single input change (MSIC) tests specifically intended for the sweep chain. In order to develop any methodology, it is necessary to take into account the spatial and temporal aspects of advanced Very Large-Scale Integration (VLSI) designs. Additionally, one must be capable of efficiently conducting testing using test-per-clock and test-per-scan techniques. The appropriate examination for the implementation of the Managed Service Innovation Center (MSIC) was also provided. The execution evaluation is conducted through the process of planning in VERILOG and utilizing simulation and synthesis tools such as Model-sim 6.6 and Xilinx 14.3. The output display and verification can be achieved by utilizing ISCAS benchmarks. The proposed technique offers effective fault coverage without increasing the complexity of built-in self-test (BIST) design and test duration.

Downloads

Download data is not yet available.

Metrics

Metrics Loading ...

Article Details

How to Cite
Kumari, K. P., Adhilakshmi, G., & Goud, C. S. (2021). Efficient ATPG Technique for Multiple Single Input Change Test Designs in BIST for Improved Fault Coverage and Reduced Test Time. Turkish Journal of Computer and Mathematics Education (TURCOMAT), 12(12), 4930–4935. https://doi.org/10.17762/turcomat.v12i12.14238
Section
Research Articles

References

Y. Zorian, “A distributed BIST control scheme for complex VLSI devices,” in 11th Annu. IEEE VLSI Test Symp. Dig. Papers, Apr. 1993, pp. 4–9.

P. Girard, “Survey of low-power testing of VLSI circuits,” IEEE Design Test Comput., vol. 19, no. 3, pp. 80–90, May–Jun. 2002.

Abu-Issa and S. Quigley, “Bit-swapping LFSR and scan-chain ordering: A novel technique for peak- and average-power reduction in scan-based BIST,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 5, pp. 755–759, May 2009.

P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, J. Figueras, S. Manich, P. Teixeira, and M. Santos, “Low-energy BIST design: Impact of the LFSR TPG parameters on the weighted switching activity,” in Proc. IEEE Int. Symp. Circuits Syst., vol. 1. Jul. 1999, pp. 110–113.

S. Wang and S. Gupta, “DS-LFSR: A BIST TPG for low switching activity,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 21, no. 7, pp. 42–851, Jul. 2002.

F. Corno, M. Rebaudengo, M. Reorda, G. Squillero, and M. Violante, “Low power BIST via non-linear hybrid cellular automata,” in Proc. 18th IEEE VLSI Test Symp., Apr.–May 2000, pp. 29–34.

P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, and H. Wunderlich, “A modified clock scheme for a low power BIST test pattern generator,” in Proc. 19th IEEE VTS VLSI Test Symp., Mar.–Apr. 2001, pp. 306–311.

D. Gizopoulos, N.rantitis, A. Paschalis, M. Psarakis, and Y. Zorian, “Low power/energy BIST scheme for datapaths,” in Proc. 18th IEEE VLSI Test Symp., Apr.–May 2000, pp. 23–28.

Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, “A gated clock scheme for low power scan testing of logic ICs or embedded cores,” in Proc. 10th Asian Test Symp., Nov. 2001, pp.253–258.

C. Laoudias and D. Nikolos, “A new test pattern generator for high defect coverage in a BIST environment,” in Proc. 14th ACM Great Lakes Symp. VLSI, Apr. 2004, pp. 417– 420.

S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, “Low-power scan design using first-level supply gating,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 3, pp. 384–395, Mar.2005