Return to Article Details
Low Power Binary Square Root Calculation through Reversible Logic Architectures
Download
Download PDF