Fingerprint Identification Using FPGA with a Newly Designed Architecture

Main Article Content

Avnish Panwar

Abstract

The Aadhaar project was recently introduced by the Unique Identification Authority of India (UIDAI) to provide a Unique Identification (UID) number to every resident of India. Biometric and demographic information are used to create a unique identification number (Aadhaar). You may use your Aadhaar number to get a subsidy on LPG cylinders, a driving licence, a PAN card and a bank account. The software industry is crucial to the success of the Aadhaar system. The suggested work, including the pre-processing stage, fingerprint recognition process, and fingerprint recognition system, is carried out across three platforms, including MATLAB, field programmable gate array (FPGA), and application specific integrated circuit (ASIC). In order to improve the processing speed, resource utilisation, power consumption, and recognition rate of the proposed job, the FPGA is programmed with two specialised hardware methods: the CORDIC algorithm and IP cores. The suggested work largely focuses on fixing the processing time and accuracy issues. The concept is converted into an ASIC using FPGA technology with the goal of reducing power consumption and resource utilisation without sacrificing performance. In contrast to FPGA implementation, which makes use of look-up tables (LUTs) and customizable logic blocks (CLBs), ASIC implementation makes use of the basic cells directly. When compared to FPGA design, ASIC development speeds up recognition by 20%.

Downloads

Download data is not yet available.

Metrics

Metrics Loading ...

Article Details

How to Cite
Panwar, A. . (2018). Fingerprint Identification Using FPGA with a Newly Designed Architecture. Turkish Journal of Computer and Mathematics Education (TURCOMAT), 9(3), 1212–1219. https://doi.org/10.17762/turcomat.v9i3.13913
Section
Articles