DESIGN AND IMPLEMENTATION OF LOW AREA AND HIGH SPEED MODIFIED DLAU ARCHITECTURE ON FPGA
Main Article Content
Abstract
At present days, artificial intelligence plays an prominent role in the digital world. Machine
learning and deep learning are used to solve the complex problems which are facing in the
artificial intelligence. In artificial intelligence neural networks are the basic building blocks to
operate any operation. Hence high speed and energy efficient deep learning neural networks
are needed. To achieve this scalable deep learning accelerator unit (DLAU) is implemented
for large scale architectures. The proposed DLAU used in the carry save adder for the
calculation process and to verify the performance analysis. The experimental results shows
that the proposed design achieves high speed and the performance is high compared to the
other architectures
Downloads
Metrics
Article Details
Licensing
TURCOMAT publishes articles under the Creative Commons Attribution 4.0 International License (CC BY 4.0). This licensing allows for any use of the work, provided the original author(s) and source are credited, thereby facilitating the free exchange and use of research for the advancement of knowledge.
Detailed Licensing Terms
Attribution (BY): Users must give appropriate credit, provide a link to the license, and indicate if changes were made. Users may do so in any reasonable manner, but not in any way that suggests the licensor endorses them or their use.
No Additional Restrictions: Users may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.