A.V.S.S.VARMA, DHANYA.M.K. “DESIGN A LOW-LATENCY NOVEL FPGA BASED SIGNED MULTIPLIER FOR COMMUNICATION APPLICATIONS”. Turkish Journal of Computer and Mathematics Education (TURCOMAT) 12, no. 12 (January 8, 2022): 4812–4818. Accessed December 3, 2024. https://turcomat.org/index.php/turkbilmat/article/view/11939.