A.V.S.S.VARMA, DHANYA.M.K. “DESIGN A LOW-LATENCY NOVEL FPGA BASED SIGNED MULTIPLIER FOR COMMUNICATION APPLICATIONS”. Turkish Journal of Computer and Mathematics Education (TURCOMAT), vol. 12, no. 12, Jan. 2022, pp. 4812-8, doi:10.17762/turcomat.v12i12.11939.