G. . Vishwanath, “Optimized Counter Design for Accelerated Summation in Digital Signal Processing Systems”, TURCOMAT, vol. 11, no. 3, pp. 2620–2632, Dec. 2020.