A.V.S.S.VARMA, DHANYA.M.K, “DESIGN A LOW-LATENCY NOVEL FPGA BASED SIGNED MULTIPLIER FOR COMMUNICATION APPLICATIONS”, TURCOMAT, vol. 12, no. 12, pp. 4812–4818, Jan. 2022.