[1]
“DESIGN AND IMPLEMENTATION OF LOW AREA AND HIGH SPEED MODIFIED DLAU ARCHITECTURE ON FPGA”, TURCOMAT, vol. 12, no. 12, pp. 4784–4789, Oct. 2021, doi: 10.17762/turcomat.v12i12.11102.