[1]
“Optimized Counter Design for Accelerated Summation in Digital Signal Processing Systems”, TURCOMAT, vol. 11, no. 3, pp. 2620–2632, Dec. 2020, doi: 10.61841/turcomat.v11i3.14427.