A.V.S.S.VARMA, DHANYA.M.K. DESIGN A LOW-LATENCY NOVEL FPGA BASED SIGNED MULTIPLIER FOR COMMUNICATION APPLICATIONS. TURCOMAT 2022, 12, 4812-4818.