(1)
Vishwanath, G. . Optimized Counter Design for Accelerated Summation in Digital Signal Processing Systems. TURCOMAT 2020, 11, 2620-2632.