[1]
Vishwanath, G. 2020. Optimized Counter Design for Accelerated Summation in Digital Signal Processing Systems. Turkish Journal of Computer and Mathematics Education (TURCOMAT). 11, 3 (Dec. 2020), 2620–2632. DOI:https://doi.org/10.61841/turcomat.v11i3.14427.