[1]
A.V.S.S.VARMA, DHANYA.M.K 2022. DESIGN A LOW-LATENCY NOVEL FPGA BASED SIGNED MULTIPLIER FOR COMMUNICATION APPLICATIONS. Turkish Journal of Computer and Mathematics Education (TURCOMAT). 12, 12 (Jan. 2022), 4812–4818. DOI:https://doi.org/10.17762/turcomat.v12i12.11939.