



In this paper, we are discussing about optimization of complementary and recycling folded cascode amplifier. In this, section 1 is Introduction, section 2 is Recycling Folded Cascode Amplifier. Section 3 is Complementary Folded Cascode Amplifier. Section 4 is Conclusion.

### 2. Recycling Folded Cascode Amplifier

Recycling FC amplifier used to improve their performance in terms of SR, unity gain bandwidth. While doing for all such a parameter, it is difficult to maintain transistor in saturation region. There are so many methods to improve the parameters and potential distribution method (PDM) is one of them.

There is a technology for distribution method, that technology is independent from complex mathematic expression and power supply of the circuit [6]. It can be applied to short and long channel devices [7]. PDM is used to force all the transistors to be in saturation.




Figure 2: The Recycling FC Amplifier [4].

The power factor of RFC improvements is difficult without power of a circuit and it will be able to hold better SR as compared to FC. RFC has emerged under to low-voltage constraint for power and area-efficient performance of FC. The low power and low voltage of recycling folded cascode amplifier benefits to achieve higher transconductance, gain and slew rate. The growth of an portable devices is fast and it is only possible by the advancement in integrated circuit with low power and fast operating speed [8]. Operational transconductance amplifiers are suitable for low power and low voltage portable devices. It also demands fast settling point, which required wide gain-bandwidth and large SR [9]. By applying compensation technique, recycling circuit achieves better unity gain bandwidth and slew rate.

#### 2.1 DC Gain of Recycling FC amplifier

The frequency gain of an operational transconductance amplifier is expressed as

$$A_v = g_{mout} r_{out} \tag{1}$$

It can be increased by different approaches and now, by increasing in effective transconductance or by O/P impedance or both in an operational transconductance amplifier [10].

#### 2.2 Slew Rate of Recycling FC Amplifier

Slew rate is obtained by applying a large signal at which is applied in the input stage and by assuming capacitive load  $C_L$ . It is a parameter which affects the settling point of the operational transconductance amplifier which is derived as given in equation 1.

$$SR = \frac{2IB}{C_L} \tag{2}$$

The faster in information transmission, higher in the slew rate. To shorting two nodes of the conventional recycling FC circuit, it makes double in the slew rate.

### 2.3 Phase margin of Recycling FC Amplifier

The PM is discussed about the stability of the given circuit [11]. For system stability, TF is determined by poles and zeros by the load capacitors. The cross over connection of current mirror technique is used to improve phase margin [20].

### 2.4 Transconductance of Recycling FC Amplifier

A floating voltage source is adapted to splits DC biasing current between inner and outer stage of differential pair. This can be enhanced its transconductance of mirrored recycling folded cascode amplifier. After adapting this technique, the aspect ratio of transistor is same as the conventional folded cascode amplifier. A positive feedback path is introduced to achieve improved transconductance without increasing their power and area.

### 2.5 CMRR of Recycling FC amplifier

Common mode rejection ratio is an ability to reject common mode signal. It should be infinite for ideal op-amp.

**Table 1: Transistor Size of Recycling and Improved Recycling Folded Cascode Amplifier [4]**

Device	ARFC	IRFC
$M_0$	54.6/05	54.6/05
$M_{a1}, M_{a2}$	26/0.18	26/0.18
$M_{b1}, M_{b2}$		
$M_{a3}, M_{a4}$	$k \times 12/0.18$	$k \times 12/0.18$
$M_{b3}, M_{b4}$	12/0.18	12/0.18
$M_{b5}, M_{b6}$	12/0.18	12/0.18
$M_5, M_6$	12/0.36	12/0.36
$M_7, M_8$	26/0.18	26/0.18
$M_9, M_{10}$	26/0.63	26/0.63
$M_{c1}, M_{c2}$	0.6/0.18	-
$R_m$	-	15*0.18
$C_{mim}$	-	13*13
$M_{11}, M_{12}, M_P$	$(k-1) \times 26/0.5$	$(k-1) \times 26/0.5$
$M_{n1}-M_{n4}$	12/0.18	12/0.18
$M_{n5}, M_{n6}$	$k \times 12/0.18$	$k \times 12/0.18$

### 3. Complementary FC Amplifier

Now, the high speed application of ADC and FC amplifiers is chosen to design the circuit for their low noise, large DC gain and high UGBW characteristics [1]. The operational transconductance amplifier is major building blocks of mixed and analog circuits, many of these circuits are high power consuming for an operation [13]. FC is large O/P swing and higher gain of single pole op-amp [14]. The negative feedback is suitable because it is having small signal gain is large.

A self biasing technique is used to save power and area of circuit, less sensitive variation. A folded cascode topology was proposed to low noise amplifiers for low voltage applications. The major concern is that low gain, where consumption of current is limited.




Figure 3: Self biased CFCA [15].

An amplifier has to meet two different requirements for charge transfer and fast settling point [16]. Which are high loop gain and high speed. The high loop gain required having multistage design with low current level and high speed required single stage with high current level. By this, both are different in criteria, have to meet with one single value of an amplifier.

### 3.1 Slew Rate of Complementary FC amplifier

Slew Rate is described as there is an change in minimum rate of op-amp. SR is having different specification with respect to bandwidth and differential I/P signal of  $\pm 100$  mv or less. Basic formula to calculate slew rate (SR) is given in equation 2.

$$SR = 2\pi f v \quad (3)$$

Where  $f$  is frequency and  $v$  is output voltage of op-amp circuit.

The slew rate of an operational transconductance amplifier is proportional to the maximum current and it is available in first stage of the op-amp [17]. Increase in the SR, increase in the bias current source, which will increase in power dissipation of the circuit.

### 3.2 Settling Point of Complementary FC amplifier

A fast settling point of operational amplifier is a common and required [18]. There are two different periods. 1<sup>st</sup>, which is depends on its large signal circuit behaviour which is called as slew rate (SR). 2<sup>nd</sup>, which is depends on small signal circuit behaviour and called as unity gain frequency. It is derived by the ratio of SR and unity gain frequency.

### 3.3 Unity Gain Bandwidth of Complementary FC amplifier

The unity gain bandwidth of CFCA is simply the frequency of an input signal at which open loop gain is equal to 1 [19]. It can be calculated by the product of gain (A) and input frequency (BW), gain bandwidth product (GBWP) as given in equation 3.

$$GBWP = A \times BW \quad (4)$$

## 4. Conclusions

This work throws improvements that can be achieved by adopting several methods [11]. If one parameter is disturbed than it may affect to entire function of circuit. For example, higher in slew rate higher in base current and that cause to increased current. The unity gain bandwidth product is the ratio of frequency and gain. If anyone of these get increased then it causes to reduce in unity gain bandwidth product. The complete circuit is sensitive with all the different products. In this case, if anyone of these important to improve then other parameter can be ignored and that must be less as much as it is reduced.

## References

1. Rida S. Assaad and Jose Silva-Martinez, "The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier" *IEEE Journal of Solid-State Circuits*, Vol. 44, No. 9, September 2009.
2. Ghader Yosef, "The high recycling folded cascode (HRFC): A general enhancement of the recycling folded cascode operational amplifier" *Microelectronics journal* 89(2019) 70-90.
3. B. Lipka, U.Kleine, J.C.Scheytt and K.Schmalz, "Design of a folded cascode operational amplifier" *IEEE Transaction* 2009.
4. Seyed Vahid Feizbakhsh, Ghader Yosef, "An enhanced fast slew rate recycling folded cascode Op-Amp with general improvement in 180 nm CMOS process" 2019.
5. CS Sajin, SS Ajitha and TA Shahul Hameed, "Simulation of folded cascode amplifiers for high frequency applications using sub threshold MOS," *AIP Conference Proceedings* 2020.
6. Ashis Kumar, Rishi Todani and Om Prakash hari, "Design of Tunable Folded Cascode Differential Amplifier Using PDM", 2017 *IEEE transactions*.
7. V.Sudheer raj and S.Kumaravel, "Design of Tunable Folded Cascode Differential Amplifier Using PDM", 2011 *IEEE Symposium on Computers & Informatics*.
8. Meysam Akbari, Omid Hashemipour, and Ardavan Javid, "An ultra-low voltage, ultra-low power fully Recycling Folded Cascode Amplifier" *The 22nd Iranian Conference on Electrical Engineering (ICEE 2014)*, May 20-22, 2014, Shahid Beheshti University.
9. Xiaolong Lv, Xiao Zhao, Yongqing Wang and Boran Wen, "An improved non-linear current Recycling Folded Cascode OTA with cascode self-biasing" *International Journal of Electronics and Communications (AEÜ)* 2019.
10. Sudheer Raja VENISHETTY, Kumaravel SUNDARAM, "Modified Recycling Folded Cascode OTA with enhancement in Transconductance and output impedance" *Turkish Journal of Electrical Engineering & Computer Sciences* 2019.
11. Prasula T.V, D. Meganathan, "Design and Simulation of Low Power, High gain and High bandwidth Recycling Folded Cascode OTA" 2017 4th *International Conference on Signal Processing, Communications and Networking (ICSCN -2017)*, March 16 – 18, 2017, Chennai, INDIA.
12. Xiao Zhao, Huajun Fang and Jun Xu, "Phase-margin enhancement technique for recycling folded cascode amplifier" *Analog Integr Circ Sig Process* (2013) 74:479–483.
13. R. Assaad and J. Silva-Martinez, "Enhancing general performance of folded cascode amplifier by recycling current" *ELECTRONICS LETTERS* 8th November 2007 Vol. 43 No. 23.
14. Lee Cha Sing, N Ahmad, M Mohamad Isa and FAS Musa , "Design and analysis of folded cascode operational amplifier using 0.13  $\mu\text{m}$  CMOS technology" *AIP CONFERENCE PROCEEDINGS* 2020.
15. Vladimir Ceperic, Zeljko Butkovic and Adrijan Baric, "Design and Optimization of Self-Biased Complementary Folded Cascode" *IEEE MELECON 2006*, May 16-19, Benalmádena (Málaga), Spain.
16. Mohammad Mahdi Ahmadi, "A New Modeling and Optimization of Gain-Boosted Cascode Amplifier for High-Speed and Low-Voltage Applications" *IEEE Transactions On Circuits And Systems—II: Express Briefs*, Vol. 53, No. 3, March 2006.
17. Xiao Zhao, Qisheng Zhang, Yongqing Wang and Ming Deng, "Transconductance and slew rate improvement technique for current recycling folded cascode amplifier" *International Journal of Electronics and Communications (AEÜ)* 2015.
18. Xiao Zhao, Huajun Fang and Jun Xu, "A transconductance enhanced recycling structure for folded cascode amplifier" *Analog Integr Circ Sig Process* (2012) 72:259–263.
19. Xiang Li, Bo Hou, Chungue Ju, Qi Wei, Bin Zhou and Rong Zhang, "A Complementary Recycling Operational Transconductance Amplifier with Data-Driven Enhancement of Transconductance" 2019.
20. Zushu Yan, Pui-In Mak, R.P. Martins, "Double recycling technique for folded-cascode OTA" *Analog Integr Circ Sig Process* (2012) 71:137–141.
21. Meysam Akbari, Sadegh Biabanifard, Shahrouz Asadi, Mustapha C.E. Yagoub, "Design and analysis of DC gain and transconductance boosted recycling folded cascode OTA" 2014.
22. Moaaz Ahmed1, Ikramullah Shah, Fang Tang, Amine Bermak, "An Improved Recycling Folded Cascode Amplifier with Gain Boosting and Phase Margin Enhancement" 978-1-4799-8391-9/15/\$31.00 ©2015 IEEE.
23. Mostafa N. Sabry, Islam Nashaat, Hesham Omran, "Automated design and optimization flow for fully-differential switched capacitor amplifiers using recycling folded cascode OTA" 2020.