# Design and Implementation of low power Fault Tolerant Hybrid Full Swing Full Adder for Neural Network Applications

# Devika K N<sup>1</sup>, RajiC<sup>2</sup>, Dr. S.N Prasad<sup>3</sup>

<sup>1</sup>School of Electronics and Communications Engineering, REVA University, India <sup>2</sup>School of Electronics and Communications Engineering, REVA University, India <sup>3</sup>School of Electronics and Communications Engineering, REVA University, India <u>1devikakn6@gmail.com</u>, <sup>2</sup>raji.c@reva.edu.in, <sup>3</sup>prasadsn@reva.edu.in

# Article History: Received: 11 January 2021; Revised: 12 February 2021; Accepted: 27 March 2021; Published online: 10 May 2021

**Abstract:** Neural Networks (NN) are algorithms that can recognize relationships between data and can mimic the operation of the human brain. Some neurons are not fault free. Hence system that is fault tolerant is designed. Fault tolerance is one of the major factors that has to be considered while designing the VLSI circuit for critical applications. Implementation of a full adder using pass transistor logic has resulted in output degradation and CMOS logic has resulted in high power consumption. The fidelity of the sum output and carry output affects the fault tolerant capability of the full adder Hence the aim of this work is to design and implement hybrid low power full adder. Fault tolerant Self Repairing full adder helps to detect the fault in the circuit and resolve the single and double faults. For the proposed system, even though the number of transistors is increased by 4 for the Hybrid one bit full adder and 4 for the Self Repairing full adder, the output swing is maintained as per the requirement but the power consumed is reduced by 15.4% for Hybrid full adder and 27.4% for self-repairing full adder. **Keywords:** HybridFullAdder,faulttolerance, SelfRepairingFullAdder

**Keywords:** HydridrunAdder, lauttolerance, SenRepainingrun.

# 1. Introduction

Fault is defined as the physical defect present in the circuit. This leads to improper functionality of the system. In order to avoid the damage, circuits are built that are fault tolerant in nature. This reduces the failures in the system but itimpossible to completely eradicate the fault from the systems. Neurons are not inherently fault free. In order to make asystem fault free, neuron that constitutes of adder and multiplier should be made fault free[1]. Larger number of hardware faults results intransient faults. It is addressed using any of the redundancy schemes: time redundancy, spacere dundancy, or information redundancy[2] along with polling logics, with power, area and delay overhead.Manymethods are used for hardware fault detection and its recovery in digital circuits. To improve the yield of digital IC. the redundancy is used to achieve optimized area. Depending on the duration the fault manifests, it can be further categorized of the second secondas permanent, transient and intermittent faults. Transient faults contribute majorly to the hardware faultswhich may be due to alpha particles, Gaussian noise in channel, corrosion, electromigration etc. This paper presents

theimplementation of 8-bit fault tolerant multiplier using the proposed full adder, mainly focusing on wellestablished circuit to improve by design and to reduce the area and power. The proposed full swing full adder will be used to implement fault tolerant Self Repairing full adder. Many approaches are available for Self Checking and Self Repairingfulladder. There are advantages and is advantages in all the approaches.

# 2. Literaturereview

# 2.1 Redundancy

# 2.1.1 Timeredundancy

Self Checking full adder requires redundancy. Here the redundancy check is performed by the original modulealong with the duplicate module [3]. Delay clock is being introduced in order to establish the difference in time interval for the duplicate module. The two outputs obtained at the different time intervals is compared to determine the fault inthe systems. If the two outputs are same, then the system is fault free. If the two outputs are different, then there is presence of fault. Since similar operations are performed at different time interval, this helps to reduce the cost of the designandarea.



Figure1:TimeRedundancyfaultdetectiontechnique

#### 2.1.2. HardwareRedundancy

In hardware redundancy, one or more duplicate circuit is used to produce outputs[3]. Here fault and fault freecondition are determined by comparing the outputs obtained from the original and duplicate hardware module thoughtheyperformsame operation.

#### 2.1.3. Informationredundancy

This method could be used for detecting real time faults. Error detection codes, predicted parity bits could be used for fault detection in combinational logic. The major drawback of area overhead can be solved by using multiple paritygroups[3].

#### 2.2 LowPowerFullAdderImplementations

The full adder described in [4],[5] uses 16 transistors is a very prospective design for the application proposed in this paper as it has good output fidelity and has low power dissipation. It proposes GDI full swing method withoptimized powerdissipationandarea.

The 18-T full adder described in [6] exhibits full swing at sum output but not at the carry out.14 transistorimplementation in [8] usesmore than one style, and a hybrid pass transistor approach is adopted in [9]. Many lowpower adders that uses pass transistor logic, gate diffusion input and transmission gate [10] consumes larger power andresults in output degradation .The 10-T full adder described in [11-12] exhibits degradation of output levels at bothcarry and sum. Even the Gate Diffusion –Input (GDI) based adder which has very low power dissipation also have verylowoutputlevels.These

Designs

Lacks

Drivin

gcapabilities.Lowstaticpowerdissipationcanbeachievedthroughbranchbasedlogic andpasstransistorproposedin[13] uses23 transistors.

For any arithmetic, logical unit and neural networks adders and multipliers are the building Blocks. An Hybrid 20-TFull Adder that produces Full Swing at both the sum and Carry out is implemented in order to maintain the fidelity of the output. Several Implementations of one bitFullAdderared one overy ears [14-17].

# 3. Problemstatement

In the existing architectures [4][6], it is found that there is no full swing at the carry output which results in improperoutputfortheproposeddesign. Inorder to overcome this problem, a Hybrid Full Adder that produces fulls wing at the carry output with low power is implemented. The Self Repairing fault tolerant full adder is implemented using this hybrid fulladder.

#### 4. Proposeddesigns

# 4.1 Proposed20-THybridfulladder

An adder is the basic module to construct the multiplier circuit. An adder performs the arithmetical and logicaloperations. A full adder is a adder that performs addition of 3 inputs which results in 2 outputs. It adds thefirst 2 inputs'a' and 'b' along with the third input 'c' to obtain the 'sum' and 'cout' outputs. The XNOR gate

and the 2:1 multiplexerare the building blocks in this full adder design. The multiplexer is used in the design to generate the 'cout' output. 2:1multiplexer issued for the following reasons:

- 1. Itspeedsupthepropagationofcarry.
- 2. Itimproves the output voltages wing.

The full swing for carry out had been attained with 20T hybrid full adder. Hybrid full adders are built usingpass transistors and CMOS. The sum output is built using two 6 T XNOR gates and the carry output is built usingmultiplexerfollowed by buffer. The proposed full adder is used to design fault tolerant Self Repairing full adder thathas less power consumption. The expressions for the carry and sum outputs of the full adder is shown in equation (1)and (2)



Figure2:ProposedHybrid20-TFullAdder

#### 4.2 SelfCheckingfulladder

The Self Checking adder along with two MUX and two inverters are used to implement the Self Repairingadder circuit. The proposed Self Checking full adder is used for detection of the faults with an exact location indication. The 'sum' and 'cout' are checked individually to detect the fault. The equivalent functional unit and xnor gates are used to identify the fault at the carry output. To detect the fault at the cout, Fc can be computed as

e	•	v 1	
G1=(coutxnorcin)			(3)
F1=(a'b'c+abc')			(4)
Fc=(G1xnorF1)			(5)
Todetectthefaultatthesum Fs,ca	inbecomputed as		
G2=(axnorb)'	-		(6)
G3=(sumxnorcin)'			(7)
Fs=(G2xnorG3)'			(8)

 $\label{eq:Forfaultfreecondition} Forfaultfreecondition, Fs=1, and Fc=0. The complementary values of these signals will indicate faulty condition. Fault location can be determined by the value of the set wo outputs. Both single and double faults can be detected.$ 



The proposed Self Repairing full adder design is used for repair the faults that is detected in the Self Checkingfull adder. The fault tolerant Self Repairing full adder should have the ability to resolve fault permanently and make theadder faultfree.



Figure4:BlockDiagramofSelfRepairing FullAdder.

# 5. Implementation

The design is implemented using using the Cadence Virtuos of Tool of gpdk 45 nm technology node.

# 5.1 Proposed20T1-BitHybridFullAdder

The Hybrid full adder is implemented using 20T as shown in below figure 5. There are two 6T XNOR gates andone 2x1 Mux followed by buffer. Transmission gate is used as 2:1 multiplexer. Multiplexer followed by buffer givescarryoutputwithfullswing.



Figure5:SchematicofHybrid20TFullAdder

# 5.2 SelfCheckingFullAdder

It is built using one 20 transistor full adder, five XNOR gates (6 transistor) and a functional unit implemented using 14 transistorsisshown infigure6. The total number of transistors used in this implementation is 64.



Figure6:SchematicofSelfCheckingFull Adder

# 5.3 SelfRepairingFullAdder

If fault occurs, it is corrected using multiplexer for both carry and sum outputs from the Self Checking process. TheSelf Checking adder along with two MUX and two inverters are used to implement the self-repairing adder circuit asshown infigure 7. The total transistorcountfor thisdesignis80.



Figure7:SchematicofSelfRepairingFull Adder

# 6. Resultandwaveform

# 6.1 Proposed20T1-BitHybridFullAdder

The proposed design was designed in 45nm gpdk technology node and simulation is done using spectrecadence simulator. the size of pmos is twice that of nmos to get better delay and power performance (wp/l = 240/45,wn/l = 120/45). The supply voltage is kept at 1V and frequency is maintained at 100MHz. figure 12 shows the simulation result of hybrid full adder which includes xnor gates and 2:1 mux of 20 transistors. The full swing operation isobtained for bothsumand carryoutputs at 1V each respectively.



# 6.2 SelfCheckingfulladder

Since there are no faults introduced during simulation of self-checking full adder, signal Fs=1 and signal Fc=0 as showninfigure 9.



Figure9:SimulationResultofSelfChecking fulladder

#### 6.3 SelfRepairingfulladder

The fault soccurred is corrected using multiplexer for both carry and sum outputs from the Self Checking process.



Figure 10: Simulation Result of SelfRepairing fulladder

# 7. Comparisons

The various designs are compared in terms of the number of gates used and the total number of transistors used for implementing the designs as shown in Table 1. It is evident that the design proposed in this paper has a clear advantageon the total number of transistors used. Comparison of power is given in Table 2.

DesignName	List of gates	Numberofgates	Numberoftransistors used	Total
Self repairing	Fulladder	1	28	138
	XNOR	5	60	
	Functionalunit	1	28	
	NOT	2	4	
	MUX	2	20	
Selfrepairingfulladder	Fulladder	1	16	76
[6]	XNOR	5	30	
	Functional unit	1	14	
-	NOT	4	8	
	MUX	2	8	
Selfrepairingfulladder	Fulladder	1	114	138
[7]	NOT	2	4	
-	MUX	2	20	
Selfrepairingfulladder	Fulladder	1	18	96
(GDI)[3]	XNOR	5	40	
	Functionalunit	1	22	
	NOT	2	4	
	MUX	2	12	
Selfrepairingfulladder	Fulladder	1	20	80
(Proposeddesign)	XNOR	5	30	
	Functionalunit	1	14	
	NOT	4	8	
	MUX	2	8	

Table1:Comparisonofnumber of transistors used

DesignName	No:oftransistor	Powerdissipation	Technologyn
Designitunie	110.011101515151	Towerdissipation	ode
			ode
Existingfull adderDesign [6]	16	59.01nW	45nm
Existing FullAdder(GDI) Design[7]	18	693.5nW	65nm
Existing Selfrepairing fulladderDesign[6]	76	97.803uW	45nm
Proposed HybridfulladderDesi gn	20	49.994nW	45nm
Proposed SelfRepair AdderDesign	80	70.683uW	45nm

#### Table2:ComparisonofPower

#### 8. Conclusion

Even if Neural Network is considered asfault tolerant, they are not inherently fault tolerant. Implementation of faultfree Self Repairing full adder can result in aneural network architecture that is faultfree. The proposed full adderdesign with Self Repairing capability can identify and repair single fault and double fault at the same time. The aim offault-tolerant circuit isto reduce the probability of failures. The desired outputwaveforms are obtained, hence thedesign can be further extended for neural network applications. The area and power consumption. Is reduced using theabove design methodology. The transient faults occurring in critical applications which are crucial are solved by thisproposed method. The total power consumed by the Hybrid Full Adder is 49.994nW and Self Repairing Full Adder is70.683uW. The above comparison shows that the power consumption of proposed method is much more reducedcompared to the existing method. A Hybrid 1-bit Full adder is designed with 15.4% decrease in the power consumption and Self Repairing full adder by 27.4% compared to existing Full Adder[4] even though the number of transistor isincreased by 4. Though thenumber of transistors used in proposed system is more than the existing design[4], thepower consumption is reduced comparatively. The degraded carry output[4] at the full adder end is propagated to thecarry out of Self Checking full adder which results in high degraded output. This disadvantage of degraded output inpaper [4]hasbeen mitigated.Thecarryoutand sumoutputofproposed fulladdersarebothareat 1V.

#### 9. Futurescope

Multipliers can be implemented using Proposed Self-Repairing adders. This can reduce the hardware redundancy that is used in rail checking circuits which can be used in conventional fault tolerant mechanism. Implementation of 8-bit Multipliersusingaddersresultsinpower reduction that can be used inlowpower neuralnetworkautomotive applications.

#### 10. Acknowledgment

The authors are gratefully acknowledge the facilities and support provided by the Director of School of Electronics AndCommunication Engineering of REVA UNIVERSITY. We also extend thanks to all teaching and non-teaching staffwho hadhelpeddirectlyor indirectlytomakethisprojectsuccessful.

#### References

- 1[1]. T. Sejnowksi and T. Delbruck: The language of the brain, Scientific American, vol. 307, pp. 54–59, Oct (2012).
- 2. [2].Y.LeCun,Y.Bengio,andG.Hinton:Deeplearning,Nature, vol.521,no.7553,pp.436–444,05(2015).
- 3. GuduriManisha, AgarwalVivek Kumar, Islam A, "Which is the best 10T static CMOS full adder for ultralowpowerapplications", JVLSI DesToolsTechnol(JoVDTT),(2015).
- 4. C. Kalamani, V. AbishekKarthick, S. Anitha,K. Kavin Kumar, "Design and Implementation of 4 Bit MultiplierUsing Fault Tolerant Hybrid Full Adder", World Academy of Science,Engineering and Technology InternationalJournalofElectronicsandCommunicationEngineeringVol:11, No:5,(2017).
- UmniaAl.Badry,M.A.Abdelghany,"LowPower1-bitFullAdderUsingFull-SwingGateDiffusionInputTechnique", 2018 International Conference on Innovative Trends in Computer Engineering, Aswan University, Egypt, (2018).
- 6. Raji.C , S.N Prasad, "A hybrid design for low power fault tolerant 1-bit Full Adder for NeuralNetworkApplications"InternationalConferenceonartificialintelligenceand sustainableengineering.Jan2021.
- B Koteswarrao, D Mahesh, S K Himabindhu, "Design and Implementation of 4-Bit Multiplier using Fault TolerantSelfRepairingFull Adder", InternationalJournalofPureand AppliedMathematicsVolume120No.6, (2018).
- 8. M. Vesterbacka, "A 14-transistor CMOS full adder with full voltage swing nodes" in Proc. IEEE Workshop SignalProcess.Syst. (SiPS),Taipei,Taiwan(1999).
- Moaiyeri, M. H., Mirzaee, R. F., Navi, K., Nikoubin, T., &Kavehei, O:Novel direct designs for 3input XORfunction for low-power and high-speed applications. International Journal of Electronics, 97 (6), pp. 647–662,(2010).
- 10. T V Rao and Avireni Srinivasulu:16-BIT RCA Implementation Using Current Sink Restorer Structure. IJDATICS,4 (1),pp.9-14. (2013).
- 11. GuduriManisha,AgarwalVivekKumar,IslamA,"Whichisthebest10TstaticCMOSfulladderforultralow power applications",JVLSIDesToolsTechnol(JoVDTT),(2015).
- 12. M. Alioto, G. Palumbo, "Analysis and comparison on full adder block in submicron technology", IEEE Trans VeryLargeScale Integr (VLSI)Syst,10(6), pp. 806-823, (2002)
- 13. T. VenkataRao and A. Srinivasulu : Modified level restorers using current sink and current source inverterstructures for BBL-PTfulladder.Radio engineering, 21(4),pp. 1279–1286,(2012).
- 14. VahidForoutan, Mohammad Reza Taheri, KeivanNavi, ArashAziziMazreah, "Design of two low-power fulladder cellsusingGDI structure and hybrid CMOSlogicstyle" IntegrVLSIJ,47 (1),pp.48-61,(2014).
- P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, A. Dandapat, "Performance Analysis of a Low-Power HighSpeed Hybrid 1-bitFA Circuit", IEEETransactionsonVLSISystems, 23 (10), pp.2001-2008, (2015).
- M.H. Hajkazemi, A. Baniasadi, H. Asadi, FARHAD: "a fault tolerant power-aware hybrid adder for add intensiveapplications", International Conference on Application-Specific Systems, Architectures and Processors (ASAP),2013.
- C Anton N. Kamenskih: "The Research into Fault –Tolerant design using Pass Transistor Logic", 2019 IEEEConference of Russian Young Researchers in Electrical and Electronic Engineering, St.Petersburg, Russia, January