Design and Implementation of Low-Power Dynamic Comparator

Nagesh Mantravadi^a, S Rooban^b, G Mani Shankar^c, M Uday Surya^d, N Saikrishna^e and A V Prabu^f

^a Associate Professor, Koneru Lakshmaiah Education Foundation, AP, India
^bAssociate Professor, Koneru Lakshmaiah Education Foundation, AP, India
^cDepartment of ECE, Koneru Lakshmaiah Education Foundation, AP, India
^dDepartment of ECE, Koneru Lakshmaiah Education Foundation, AP, India
^eDepartment of ECE, Koneru Lakshmaiah Education Foundation, AP, India

feature of ECE, Konera Eaksimaan Education Foundation, AI, India

^fAssociate Professor, Koneru Lakshmaiah Education Foundation, AP, India

Article History: Received: 10 January 2021; Revised: 12 February 2021; Accepted: 27 March 2021; Published online: 20 April 2021

Abstract: Dynamic comparators are highly utilized in design of high-speed digital circuits. More precisely, Low power and high-speed dynamic comparators are the key elements in manufacturing of CPUs in many electronic devices. These CPUs consist of many comparison circuits known as comparators. This journal paper presents a low voltage thereby a low power Double Tail Dynamic Comparator (DTDC) with relatively less power consumption when compared to existing designs. In this journal paper, various types of dynamic comparators are discussed and compared with the proposed design. Dynamic comparators based on Double Tail technique, floating inverter amplifier technique and regenerative latch technique etc., are compared to the proposed design. This design is simulated using 250nm technology with the aid of Tanner EDA simulation tool. The pre-amplification process in this proposed design is implemented using Self-biasing technique. Self-biasing technique produces low kick back noise during the operation of this proposed design. The simulated results are mentioned below.

1. Introduction

In these days, Analog-Digital converters (ADCs) require high speed and more power efficient comparators. Because of this, design of high speed and low power comparators becomes more demanding in the CMOS manufacturing industry. Particularly, latch type dynamic comparator is preferred due to its high input impedance and very low static power consumption. [1]Today's modern comparators use dynamic pre-amplification process as the first stage in the comparison process. After pre-amplification stage, the output of pre-amplification stage is carried into regenerative stage.

At the earlier developing stage, single-stage dynamic comparators were designed. In single-stage dynamic comparators, a latch circuit is connected in series followed with a preamplifier circuit. But this design possessed a drawback. The kick-back noise which is produced by the means of capacitive path between output and input nodes. This kick-back noise is the reason why the single-stage dynamic comparators preferred as less power effective when compared to later develop more power efficient dynamic comparators. These dynamic comparators can be designed using energy efficient gates as mentioned in [1].

Dynamic comparators have developed in various types in due course of time. One of these types was strong arm latch type of comparators. These strong arm type latch comparators are more popularly used as regenerative comparators [2]. This strong arm type of comparator has less static power due to its strong positive feedback. This type comparator has only one stage design. Because of the one stage design, strong arm latch type comparators have large voltage headroom as mentioned in [3].

Two-stage dynamic comparators were introduced to get control of kick-back noise. Two stage dynamic comparator consists of two stages. The first stage in the two-stage dynamic comparator is called pre-amplifier stage[10-15]. The other stage of two-stage dynamic comparator is called latching stage. In the first stage, pre-amplifier circuit amplifies the given input signal. Pre-amplifier amplifies the given input signal to minimize the comparison time and therefore increase the comparison speed. The second stage, latching circuit is generally a circuit with inverters back to back[16-18]. The second stage carries out the comparison process in the two-stage dynamic comparator circuit.

2. Literature Survey

2.1 Conventional Comparator

Fig. 1 introduces the conventional two-stage dynamic comparator [3]. It comprises of a pre-amplifier stage and a latching stage. The low-tail current of the preamplifier stage is most preferred to minimize the input offset voltage. The latching stage is generally designed to produce a large operational current to increase the speed of operation.

When clock input is set to V_{dd} , transistors M7 and M8are in OFF condition. At the same time, transistors M1 and M2 are in ON condition. The nodes F_n and F_p will be discharging. During the comparison phase in this design, when clock input is set to low, transistors M1 and M2 are in OFF condition. At the same time, M7 and M8

are in ON condition. During this period of time, the paths F_n and F_p are charged to V_{dd} . Meanwhile this causes the output paths Out_p and Out_n to discharge through transistors M11 and M12 to the ground. [3]

This two-stage technique [3] has an advantage of resulting in low kick-back noise which is further useful for low-voltage applications [4]. This conventional dynamic comparator is simulated on 180nm CMOS technology using Mentor Graphics.



Figure 1. Conventional Dynamic Comparator

2.2. Dynamic Comparator

This paper [5] consists of a comparator design which reduce the power consumption of the circuit without the usage of any additional capacitors or complex design but with a cross coupled architecture in the input signal in the pre-amplifier stage. This design [5] is fabricated with a supply voltage of 1V. This design architecture prevents internal nodes of the dynamic comparator from discharging fully for small input signals and therefore reducing the power consumption for each comparison. This design [5] is fabricated using 65nm CMOS technology. This design is simulated using a supply voltage of 1.2V.



Figure 2. Dynamic Comparator

2.3 Floating Inverter Pre-Amplifier Based Dynamic Comparator





In this design [6], in order to improve the power efficiency of the pre-amplifier stage to some more extent, CMOS DB integration technique is used. This design i.e., CMOS DB integration, when combined with input signal powered by two tail capacitors, is shown in Fig.3. In this design [6], during the integration phase, the bottom source node VS- increases, while the upper one VS+ decreases.

In this design, during the integration phase, only the differential charge is integrated on the loading capacitors, and the common-mode voltage stays constant, which is 0.6 V if the given supply is 1.2-V. It prevents the full discharge of the capacitor CX. [2]

2.4 Regenerative Comparator

Regenerative comparators [7] produce high-efficient output by consuming low power when compared to existing designs. Comparators in which high gain amplifiers [7] are connected in series are not used nowadays in high-speed digital circuits which contain clock input [4] [8]. Instead of these circuits, regenerative circuits are small in size and has almost zero static power been widely used nowadays. In this paper [7], design and analysis for regenerative comparators was presented.



Figure 4. Conceptual Regenerative Dynamic Comparator

2.5 Low Power High Speed Comparator

The low power high speed comparator [9] is shown in Fig. 5. In this type of dynamic comparator, a pMOS latch is used in the latching stage. The proposed structure [2] can also be designed using nMOS technology, i.e., latching stage and preamplifier stage are designed using nMOS transistors. This design results in a high-speed output because nMOS transistors have high mobility than pMOS transistors. The size of M4, M5 transistors is adjusted to a large size to make the output common-mode voltage of the preamplifier as small as possible.



Figure 5. Low Power High Speed Dynamic Comparator

3. Proposed Design

Fig. 6 represents the schematic design of our proposed low power dynamic comparator with a modified latching technique.clk2 is the voltage level-translated signal of clk1 with 95 ps delay. These voltage level translators are used to translate signals from one voltage level to another which allows compatibility between circuits with different voltage requirements. In this dynamic comparator, when clk1 input is low, nodes F_n and F_p are set to V_{dd} . At this instance, transistors M11, M12, M5 and M6 are in ON condition, whereas M9 and M10 are in OFF condition. Nodes D_n and D_p are discharged to ground via transistors M5 and M6, and nodes Out_p and Out_n are set to V_{dd} via transistors M11 and M12.



Figure 6. Proposed design of Low Power Dynamic Comparator.

There are numerous designs with cross coupled architecture. This proposed dynamic comparator is a type of cross coupled techniques. This proposed design is implemented using cross coupled inverters. Generally other cross-coupled techniques will bias only two transistors in the strong-inversion region. At the same time, other two transistors will be in the cut-off region. Strong inversion region means nothing but saturation region where drain-source voltage is less than or equal to the difference between gate-source voltage and threshold voltage. Cut-off region means the region in which there is no drain-source current flowing from drain to source in a MOSFET. In this cutoff region, the transistor behaves like an open switch i.e., the transistor will be in OFF condition. But in this proposed design, all the transistors M7, M8, M11 and M12 which are cross coupled, are biased in the strong-inversion region.

This design has two phases. One is pre-amplification phase and the other is comparison phase. This design is more power efficient than existing designs because the proposed technique has higher total trans-conductance than the other designs at the comparison phase. This parameter leads to the increase in speed of comparison among other designs. Whenever fast comparison speed is achieved, meta-stable period will be reduced. Therefore the power consumption is reduced up to a significant extent. In digital circuits, meta-stable condition occurs when two signals combined in such a way that their resulting output leads to an intermediate state i.e., the output is neither low nor high. Such situation is called meta-stable state.

4. Results and Discussions

While comparing the proposed and other dynamic comparators, the proposed design was simulated in 250nm CMOS technology with 1.2V supply voltage. This proposed Low Power Dynamic Comparator was simulated in Tanner S-Edit tool. This design was simulated using 250nm (0.25μ m) CMOS technology. At first, schematic should be drawn on the S-Edit. Later add all the useful libraries to the schematic. Next, configure the parameters which should be measured in the "Setup" icon.

Then save the schematic. Click on "Run Simulation" button. Then T-Spice will be opened, and SPICE commands are executed as shown in the figure 5. After successful execution of T-Spice file, waveform will be opened in "Waveform Editor" application. To know the power consumption of the design, add a SPICE command ".power". The measured power consumption was mentioned below in the figure 8.



Figure 7. Picture depicting the Simulation of proposed dynamic comparator.

Input file: B.sp Progress: Simulation of	ompleted			
Total nodes: 39	Active devices:	13	Independent sources:	5
Total devices: 18	Passive devices:	0	Controlled sources:	0
Opening s:	imulation data	abase "C	:\Users\pc\AppI	Dat
Power Result:	5			
WV2 from time	0 to 1 5e-04	e		
VV2 from time Average power	e 0 to 1.5e-00 c consumed ->	6 3.30101	le-08 watts	
VV2 from time Average power Max power 1.	e 0 to 1.5e-00 r consumed -> 760648e-06 at	6 3.30101 time 4.	le-08 watts 05e-07	
VV2 from time Average power Max power 1. Min power 0.0	e 0 to 1.5e-00 r consumed -> 760648e-06 at 000000e+00 at	6 3.30101 time 4. time 0	le-08 watts 05e-07	
VV2 from time Average power Max power 1. Min power 0.0	e 0 to 1.5e-00 r consumed -> 760648e-06 at 000000e+00 at	6 3.30101 time 4. time 0	le-08 watts 05e-07	
VV2 from time Average powe Max power 1. Min power 0.0	e 0 to 1.5e-00 r consumed -> 760648e-06 at 000000e+00 at	6 3.30101 time 4. time 0	le-08 watts 05e-07	
VV2 from time Average powe: Max power 1. Min power 0.0 Parsing Setup	e 0 to 1.5e-00 r consumed -> 760648e-06 at 000000e+00 at	6 3.30101 time 4. time 0 0.13 0.02	le-08 watts 05e-07 seconds seconds	
VV2 from time Average powe: Max power 1. Min power 0.0 Parsing Setup Transient And	e 0 to 1.5e-00 r consumed -> 760648e-06 at 000000e+00 at	6 3.30101 time 4. time 0 0.13 0.02 0.53	le-08 watts 05e-07 seconds seconds seconds	
VV2 from time Average powe: Max power 1. Min power 0.0 Parsing Setup Transient And Overhead	e 0 to 1.5e-06 r consumed -> 760648e-06 at 000000e+00 at	6 3.30101 time 4. time 0 0.13 0.02 0.53 1.24	le-08 watts 05e-07 seconds seconds seconds seconds	
VV2 from time Average powe: Max power 1. Min power 0.0 Parsing Setup Transient And Overhead Total	e 0 to 1.5e-00 r consumed -> 760648e-06 at 000000e+00 at	6 3.30101 time 4. time 0 0.13 0.02 0.53 1.24	le-08 watts 05e-07 seconds seconds seconds 	
VV2 from time Average powe: Max power 1. Min power 0.0 Parsing Setup Transient And Overhead Total	e 0 to 1.5e-06 c consumed -> 760648e-06 at 0000000e+00 at	5 3.30101 time 4. time 0 0.13 0.02 0.53 1.24	le-08 watts 05e-07 seconds seconds seconds seconds seconds	

Figure 8. Power consumption



Figure 9. Waveform depicting Output

5. Conclusion

This journal paper presents a low voltage thereby a Low Power Dynamic Comparator with relatively less power consumption when compared to existing designs. This proposed Low Power Dynamic Comparator was simulated in Tanner S-Edit tool. This design was simulated using 250nm (0.25µm) CMOS technology.

The proposed dynamic comparator in this paper which includes a power efficient cross-coupled latching stage is not only suitable for low-power but also for high-speed applications. In this design, all cross-coupled transistors are biased in the strong-inversion region. The performed simulations results show that the existing

comparator designs are more power consuming. With the help of this proposed technique, power consumption is reduced to a greatest possible extent compared to those of the pre-existing dynamic comparator architectures.

References

- 1. Anitha, S. Rooban and M. Sujatha, "Implementation of energy efficient gates using adiabatic logic for low power applications," *International Journal of Recent Technology and Engineering*, vol. 8, no. 3, pp. 3327-3332.
- 2. Khorami and M. Sharifkhani, "A Low-Power High-Speed Comparator for Precise Applications," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 26, no. 10, pp. 2038-2049, 2018.
- 3. Y. Wang, M. Yao, B. Guo, Z. Wu, W. Fan and J. J. Liou, "A Low-Power High-Speed Dynamic Comparator With a Transconductance-Enhanced Latching Stage," *IEEE Access*, vol. 7, pp. 93396-93403, 2019.
- 4. S. Rooban, K. Swathi, C. Monica and B. Shivaramakrishna, "An odd parity genertor design using nanoelectronics," *International Journal of Engineering and Advanced Technology*, vol. 8, no. 4, pp. 597-601, 2019.
- K. Dubey, P. K. Pal, V. Varshney, A. Kumar and R. K. Nagaria, "Design and Performance of High-speed Low-Offset CMOS Double-Tail Dynamic Comparators using Offset Control scheme," in 2019 9th Annual Information Technology, Electromechanical Engineering and Microelectronics Conference (IEMECON), Jaipur, 2019.
- X. Tang, L. Shen, B. Kasap, X. Yang, W. Shi, A. Mukherjee, D. Z. Pan and N. Sun, "An Energy efficient Comparator with Dynamic Floating Inverter Amplifier," *IEEE Journal of Solid-State Circuits*, vol. 55, no. 4, pp. 1011-1022, April 2020.
- 7. H. Xu and A. A. Abidi, "Analysis and Design of Regenerative Comparators for Low Offset and Noise," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 66, no. 8, pp. 2817-2830, 2019.
- N. Soumya, K. S. Kumar, K. R. Rao, S. Rooban, P. S. Kumar and G. S. Kumar, "4-bit multiplier design using cmos gates in electric VLSI," *International Journal of Recent Tehnology and Engineering*, vol. 8(2), pp. 1172-1177, 2019.
- H. S. Bindra, C. E. Lokin, D. Schinkel, A.-J. Annema and B. Nauta, "A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 7, pp. 1902-1912, 2018.
- Prabu, A. V., & Sateesh, G. (2019). Kumar Performance Analysis and Lifetime estimation of Wireless Technologies for WSN (Wireless Sensor Networks)/IoT (Internet of Things). Application Jour of Adv Research in Dynamical and Control Systems, 11(1), 250-258.
- 11. Anitha A., Rooban S., Sujatha M. (2019), 'Implementation of energy efficient gates using adiabatic logic for low power applications', International Journal of Recent Technology and Engineering, 8(3), PP.3327-3332.
- 12. Srinivas, K., Prabu, A. V., & Sambasivarao, K. (2019). A Real Time Prototype Model for Enhancing the Security Features in the ATM Units International. Journal of Innovative Technology and Exploring Engineering (IJITEE), 8(7), 1936-1939.
- 13. Rooban S., Saifuddin S., Leelamadhuri S., Waajeed S. (2019), 'Design of fir filter using wallace tree multiplier with kogge-stone adder', International Journal of Innovative Technology and Exploring Engineering, 8(6), PP.92-96.
- B. Vinuthna, P. Ravi kiran., & A. V.Prabhu(2019).Smart Electricity Bill Generation using Mobile App International Journal of Innovative Technology and Exploring Engineering (IJITEE),8(6), 1698-1702 Rooban S., Manimegalai R. (2019), 'Prediction of Theoretical Limit for Test Data Compression', Proceedings of the 2018 International Conference on Recent Trends in Advanced Computing, ICRTAC-CPS 2018, (), PP.41-46.
- 15. Prabu, A. V., & Kumar, G. S. (2019). Hybrid MAC based adaptive preamble technique to improve the lifetime in wireless sensor networks. J. Adv. Research in Dynamical & Control Systems, 11(1), 240-249
- Soumya N., Sai Kumar K., Raghava Rao K., Rooban S., Sampath Kuma R P., Santhosh Kumar G.N. (2019), '4-bit multiplier design using cmos gates in electric VLSI', International Journal of Recent Technology and Engineering, 8(2), PP.1172-1177.
- 17. K Vijaya Manasa, A V Prabu, M Sai Prathyusha, S Varakumari (2018) .Performance monitoring of UPS battery using IoT" International Journal of Engineering & Technology, 7 (2.7).352-355.