

## Low-Power CMOS 1-Bit Full Adder using FPGA KIT & DSM Technology

A.S Keerthi Nayani<sup>a</sup>, Dr.Shaik Fairouz<sup>b</sup>, Gandham Venkata subbaiah<sup>c</sup>B.Rajeshwari<sup>d</sup>  
Dr.Dayadi.Lakshmaiah<sup>e</sup>

<sup>a</sup>Assistant professor, ECE Dept, Matrusri Engineering College, Hyderabad, India

<sup>b</sup>Associate Professor, ECE Dept, Malla Reddy Engineering College (Autonomous), Maisammaguda, Secunderabad, India

<sup>c</sup>Assistant Professor, ECE Dept, Siddhartha Engineering College, Vijayawada, Andhra Pradesh, India

<sup>d</sup>Assistant Professor, ECE Dept, Vignana Bharathi Institute of Technology, Hyderabad, India

<sup>e</sup>Professor, ECE Dept, Sri Indu Institute of Engineering and Technology, Hyderabad, India

<sup>a</sup>naskeerthi@gmail.com, <sup>b</sup>laxmanrecw@gmail.com, <sup>c</sup>gvs2904@gmail.com, <sup>d</sup>fairouzsk@gmail.com, <sup>e</sup>rajeshwarikoti@gmail.com

**Article History:** Received: 10 November 2020; Revised 12 January 2021 Accepted: 27 January 2021; Published online: 5 April 2021

**Abstract:** The aspire of the manuscript be near apply a 14T Full adder unit, so as to make use of little power by means of XOR and XNOR gate . The 4-bit binary adder is constructed in ripple carry adder arrangement. It has been urbanized for little power utilization in falling the no. of transistor. The power utilization be able to abridged by 49% with planned FA difference ate through regular FA. Every one replication outcome contain be approved elsewhere by with 32 nm CMOS technology. The replication outcome of 1-bit adder planned FA shows so as to the planned FA have little power utilization. The hardware accomplishment of 14T FA be agreed with Deep Sub micron Technology

**Keywords:** FA, XOR, XNOR, FPGA


### 1. Introduction

VLSI system, FA circuit is worn inside mathematics operations for multipliers and mathematics ALU. It has construction wedge about the request about LPVLSI, DSP, image processing and micro processors. The majority of FA systems be measured presentation about circuits, number of transistor, velocity of circuit, IC region, doorsill defeat and whole dangle production [1-5]. The nearly everyone significant is power utilization. In the prospect, moveable strategy such as phone, computer, etc. That require little power and lofty velocity on behalf of apparatus are necessities. Designed for this cause, intend of low power is the investigate evils [5-10].

### 2. Proposed work.

#### CMOS 14 transistors FA

The pinnacle unit of 14T FA ingeniously hides accomplishment intricacy of 14T FA. The inputs of 14T FA pinnacle arrange are 3 inputs and everyplace as 2 outputs. Pinnacle arranges unit contain 3 interior modules, improved interfacing is providing flanked by the module. The subsequent shape 1 indicate the run illustration of 14T FA



**Figure (1)** 14 Transistor 1 bit FA plan

A 14 transistor FA be intended construct on decrease of power and region. Intended for most favorable process. The accomplishment of FA with 14 MOS transistors is given away in fig. 1 and 3.






Figure (2): surge graph



shape (3): 14T FA circuit.

A FPGA is an integrated circuit intended in the direction of subsist arranged by a purchaser otherwise a fashionable later than developed, therefore "field-programmable". The FPGA arranged is in the main particular using a HDL comparable to that worn for an ASIC. Contemporary FPGAs have bulky possessions about gates and RAM block in the direction of execute multifaceted digital computations. As FPGA design utilize extremely quick I/Os and bidirectional data buses this turn out to be a defy to confirm accurate time about suitable information surrounded by set of connections time and clutch time. Floor planning enables possessions portion restricted by FPGA to get together these time limitations. in the favor of the hardware accomplishment of 14T FA FPGA Spartan 3e kit is warned.

**3. Simulation Results:-**



**Fig (4):** Simulation outcome of 14 CMOS FA

The reproduction outcome about peak order unit in simulation surroundings with 32nm technology because exposed in shape (4) and Table.(1)

Parameters	14T FA
Area	0.356sq-nm
Power consumption	0.339μw
Time Delay	0.95ns
Power Delay Product	0.314 (μw×ns)

**Table 1:** Simulation outcome of 14T FA

**FA with FPGA KIT:-**

Amalgamation statement will give a synopsis and psychoanalysis of net list production, as well as a summary of synthesis options. Subsequent to intend is fashioned, the intended documents are correlate. The amalgamation development inspect code grammar examine the chain about command of intend accept the performance report, and make certain that it intend is reform in favor of the appliance structural design is preferred. The ensuing net list is liberating in the direction of an XST for Precision, simplify, and otherwise make things easier Pro combination utensils. The shape 5 shows the amalgamation utensil in Xilinx situation.




Figure (5): Synthesis tool in Xilinx environment




Figure (6): combination statement




Figure (7): FA Xilinx reproduction outcome





Figure (8).Full Adder RTL Circuit diagram



**Figure (9):** FPGA Kit

#### **4. Conculion:-**

The modular method of accomplishment 1- bit 14T FA be completed, replicated with Micro wind tool and Xilinx tool. The mathematics and reasonable item is constructed with 1-bit 14T FA circuit. The projected circuit develops the presentation about velocity, pouring ability since it has occupied away voltage swing. The keywords power, delay power utilization be deliberate and compared through conservative FA. The HW accomplishment be conceded about FPGA kit

#### **References**

- Harris, "CMOS VLSI Design: Addison Wesley, 2005.
- AP. Chandrakasan, , "Low-Power CMOS digital design," IEEE 1992.
- 1.B Kuo, "Low-Voltage CMOS VLSI Circuit," J W & Sons, 1999.
- S.M. kang, "CMOS Digital integrated Circuit Analysis," McGraw-, 1999.
- M. Zhang, , "A novel hybrid pass logic with static CMOS output drive full-adder cell," IEEE I, 2003,.
- C. K. Tung, , "A Low- Power High-Speed Hybrid CMOS Full Adder," IEEE, 2007
- 1. F. Jiang, "A new full adder design for tree structured arithmetic circuits," ICCET2010.
- Jin-Fa "A High Speed and Energy Efficient Full Adder Design with Complementary & Level Restoring Carry Logic," IEEE , 2006.
- Morgenstern. "Digital Combinational circuits," IEEE Transaction 2002.
- Morgenshtein,"Gate- diffusion input (GDI)-A novel power efficient method for digital circuits: " IEEE International Conference, ,2001