

Efficient ATPG Technique for Multiple Single Input Change Test Designs in BIST for Improved Fault Coverage and Reduced Test Time

Kukkala Prasanna Kumari¹, Grandhi Adhilakshmi¹, Cidugu Soundharya Goud¹

¹Assistant Professor, Department of Electronics and Communication Engineering

¹Malla Reddy Engineering College and Management Sciences, Kistapur, Medchal, Hyderabad, 501401, Telangana, India

Abstract

In the context of Built-In Self-Test (BIST) design, the Automatic Test Pattern Generation (ATPG) technique holds significant importance as a vital aspect. The successful execution of the task is contingent upon the utilization of an appropriate Automatic Test Pattern Generation (ATPG) technique. In this research, we present a novel technique for designing multiple single input change (MSIC) tests specifically intended for the sweep chain. In order to develop any methodology, it is necessary to take into account the spatial and temporal aspects of advanced Very Large-Scale Integration (VLSI) designs. Additionally, one must be capable of efficiently conducting testing using test-per-clock and test-per-scan techniques. The appropriate examination for the implementation of the Managed Service Innovation Center (MSIC) was also provided. The execution evaluation is conducted through the process of planning in VERILOG and utilizing simulation and synthesis tools such as Model-sim 6.6 and Xilinx 14.3. The output display and verification can be achieved by utilizing ISCAS benchmarks. The proposed technique offers effective fault coverage without increasing the complexity of built-in self-test (BIST) design and test duration.

Keywords: BIST, Test Pattern Generation, Circuit-under-test, MSIC, LFSR and SIC

1. Introduction

VLSI on chip testing is extremely troublesome and an essential thought for the present propel frameworks. To accomplish the run time testing we presents the idea called worked in individual test (BIST), in this giving the testing environment alongside the circuit-under-test (CUT). In conventional BIST structures the hand-off on the linear feedback shift register (LFSR) and multiple input mark register (MISR) are utilized for the era of Test examples. By utilizing the techniques for test designs causes the downsides like high exchanging action and high-Power utilization and more test time, this may influence the conduct operation of the CUT and has the maturing issue. By utilizing these strategies, we have to create the greater number of test example for the powerful blame scope.




Figure 1. BIST Basic block diagram.

The customary pseudorandom designs can't be able to distinguish the new blames. They are by and large patched for the conventional blame identifications. These test techniques have high blame scope with least number of test examples moreover. Yet, the significant issue that related with these techniques are the high zone and power overhead conditions. Distinctive progress less power examine based technique are proposed in past by changing the less power models and rolled out a few improvements in sweep way plans keeping in mind the end goal to got unchanged input when taking care of the shift operations. In another approach that uses the many sweep empowers by utilizing the many output chains that enacts any one at ones that likewise decreases the general utilization of operation force of sweep-based tests of CUT.

2. Literature Review

This is one of the designs for testability (DFT) instrument that can ready to test the circuit at the run time. The propel configuration highlight that has fit for tasting utilizing the implicit test setup that ready to build the testing norms and furthermore the testing time. The fundamental BIST requires the components like vermin example generator for demonstrating the test input designs, test controller utilized for whole test control and reaction analyzer utilized for the investigation of yields of shape the CUT and tells whether test is pass or fizzle.




Figure 2. Example of LSFR.

The above demonstrated are the distinctive LFSRs utilized for the era of test example era. In any case, the real disadvantage that has with utilization of these LFSRs as test example generator (TPG) that gives high exchanging power significantly more than the ordinary operation of the CUT that causes the expansion of operation power and that likewise drives the operation delay.

3. Proposed Method

This area depicts the proposed test patten outline that ready to give the less move test vectors connected for the multiple output chains. In the first place, the essential mark vector is loosened up to poly code words and these are XOR with the proposed outline marks and bolstered to the all sweep chains. The proposed BIST setup comprises of the fundamental LFSR and mark assessment circuit that comprises of the Johnson Counter and the dark code converter. The primary vectors that are generated from the LFSR are can be termed as the $S(t) = S_0(t)S_1(t)S_2(t), \dots, S_{m-1}(t)$ and the vector generated by an l -bit Johnson counter can be labeled as $J(t) = J_0(t)J_1(t)J_2(t), \dots, J_{l-1}(t)$. For the first clock cycle, $J = J_0 J_1 J_2, \dots, J_{l-1}$ will bit-XOR with $S = S_0S_1S_2, \dots, S_{M-1}$, and the results $X_1X_{l+1}X_2X_{l+2}, \dots, X_{(M-1)l+1}$ will be shifted into M scan chains, respectively.

In next clock cycle, $J = J_0 J_1 J_2, \dots, J_{l-1}$ will be gray coded as $J = g_0, g_1, g_2, \dots, g_{l-1}$, which can be bit-XOR with the seed $S = S_0S_1S_2, \dots, S_{M-1}$. The resulting $X_2X_{l+2}X_3X_{l+3}, \dots,$

$X(M-1)l+2$ will be agitated into M scan chains, respectively. After the l clocks, every scan chain will be fully adulterated with a singular Johnson codeword, and signatures $S_0S_1S_2, \dots, S_{m-1}$ will be fed to m PIs. Depend upon the scan lengths this method able to generate two different types of SIC generators to generate Johnson code words and vectors separately.

The main purpose of concept is to mitigate the switching activity of CUT. The area of the design can be reduced by providing the appropriate relation with the decomposed vectors of certain particular vectors. That has feature of providing the selective patter allocation which increase the evaluation. Major aspect that these patters should has unique to the each other that facilitates the reduction of test conduction time, in general when the pattern are repeating the overall test time also will increase which will not be ideal for the present advance VLSI systems. Finally, unique patterns are intended to reduce the test length (patterns that are required for the efficient fault coverage). The main aim of this section is to provide the required test vectors for the selective configured CUT. The implementation of the weighted-pattern generation scheme is based on the full adder. Therefore, in order to transfer the carry input to the carry output, it is enough to set.




Figure 3. SIC generators. (a) Gray coded Johnson counter. (b) Scalable SIC counter.

Table I. Truth table of the full adder

| # | C _{in} | A[i] | B[i] | S[i] | C _{out} | Comment |
|---|-----------------|------|------|------|------------------|------------------------------------|
| 1 | 0 | 0 | 0 | 0 | 0 | |
| 2 | 0 | 0 | 1 | 1 | 0 | C _{out} = C _{in} |
| 3 | 0 | 1 | 0 | 1 | 0 | C _{out} = C _{in} |
| 4 | 0 | 1 | 1 | 0 | 1 | |
| 5 | 1 | 0 | 0 | 1 | 0 | |
| 6 | 1 | 0 | 1 | 0 | 1 | C _{out} = C _{in} |
| 7 | 1 | 1 | 0 | 0 | 1 | C _{out} = C _{in} |
| 8 | 1 | 1 | 1 | 1 | 1 | |




Figure 4. Accumulator cell.

The proposed plan depends on this perception. The execution of the proposed weighted example era plan depends on the collector cell introduced in Fig. 4, which comprises of a Full Adder (FA) cell and a D-sort flip-flop with non-concurrent set and reset inputs whose yield is likewise headed to one of the full snake inputs. In Fig. 5, we accept, without loss of consensus, that the set and reset are dynamic high flags. In a similar figure the individual cell of the driving register B[i] is additionally appeared for this gatherer cell, one out of three designs can be used, as appeared in Fig.4.




Figure 5. Proposed scheme.

Linear feedback shift register (LFSR) utilized as a part of numerous designs since it has the component of low power and furthermore possesses less territory. In this paper likewise we consider the LFSR as the fundamental component in proposed technique association and took after by the altered Johnson counter and dark code converter

4. Simulation Results

We have planned our proposed technique that will give the novel test designs that is appeared in roar fig6 reproduced wave shape. By this we can take note of that the dynamic force of the test design era can be lessened in light of the fact that the change of test examples is not that highly struck contrasted with past




Figure 6. simulation of test pattern generator.

| Supply Summary | | Total | Dynamic | Quiescent |
|------------------|---------|-------------|-------------|-------------|
| Source | Voltage | Current (A) | Current (A) | Current (A) |
| Vccint | 1.200 | 0.006 | 0.000 | 0.006 |
| Vccaux | 2.500 | 0.003 | 0.000 | 0.003 |
| Vcco25 | 2.500 | 0.002 | 0.000 | 0.002 |
| Supply Power (W) | | Total | Dynamic | Quiescent |
| | | 0.020 | 0.000 | 0.020 |

Figure 7. power of test pattern generator circuit.

The static force of the proposed technique can be lessened. Whereas in the current strategy add up to power utilization can be 0.042A yet our proposed technique can use just 0.020A as it were. The force of the framework can be lessened that can be appeared in fig. 7.

5. Conclusion

We outlined a novel propelled strategy for test patten generator circuit which can reducers the static and element control effectively. Furthermore, lessens the maturing issue of the circuit. At the point when contrasted and the past strategy the hard product overhead can be lessened and furthermore truncates the aggregate test time and furthermore the aggregate power. Exploratory outcomes and check can be portrayed.

References

- [1] Y. Zorian, "A distributed BIST control scheme for complex VLSI devices," in *11th Annu. IEEE VLSI Test Symp. Dig. Papers*, Apr. 1993, pp. 4–9.
- [2] P. Girard, "Survey of low-power testing of VLSI circuits," *IEEE Design Test Comput.*, vol. 19, no. 3, pp. 80–90, May–Jun. 2002.
- [3] Abu-Issa and S. Quigley, "Bit-swapping LFSR and scan-chain ordering: A novel technique for peak- and average-power reduction in scan-based BIST," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 28, no. 5, pp. 755–759, May 2009.
- [4] P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, J. Figueras, S. Manich, P. Teixeira, and M. Santos, "Low-energy BIST design: Impact of the LFSR TPG parameters on the weighted switching activity," in *Proc. IEEE Int. Symp. Circuits Syst.*, vol. 1. Jul. 1999, pp. 110–113.
- [5] S. Wang and S. Gupta, "DS-LFSR: A BIST TPG for low switching activity," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 21, no. 7, pp. 42–851, Jul. 2002.
- [6] F. Corno, M. Rebaudengo, M. Reorda, G. Squillero, and M. Violante, "Low power BIST via non-linear hybrid cellular automata," in *Proc. 18th IEEE VLSI Test Symp.*, Apr.–May 2000, pp. 29–34.

-
- [7] P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, and H. Wunderlich, "A modified clock scheme for a low power BIST test pattern generator," in *Proc. 19th IEEE VTS VLSI Test Symp.*, Mar.–Apr. 2001, pp. 306–311.
- [8] D. Gizopoulos, N. rantitis, A. Paschalis, M. Psarakis, and Y. Zorian, "Low power/energy BIST scheme for datapaths," in *Proc. 18th IEEE VLSI Test Symp.*, Apr.–May 2000, pp. 23–28.
- [9] Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, "A gated clock scheme for low power scan testing of logic ICs or embedded cores," in *Proc. 10th Asian Test Symp.*, Nov. 2001, pp.253–258.
- [10] C. Laoudias and D. Nikolos, "A new test pattern generator for high defect coverage in a BIST environment," in *Proc. 14th ACM Great Lakes Symp. VLSI*, Apr. 2004, pp. 417–420.
- [11] S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, "Low-power scan design using first-level supply gating," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 13, no. 3, pp. 384–395, Mar.2005